



① Publication number: 0 528 769 A1

## 12

## **EUROPEAN PATENT APPLICATION**

(21) Application number: 92830358.5

(61) Int. Cl.5: H05B 41/29, H05B 37/02

(22) Date of filing: 07.07.92

30 Priority: 12.07.91 IT TO910549


Date of publication of application: 24.02.93 Bulletin 93/08

Designated Contracting States:
 DE ES FR GB NL SE

7) Applicant: MARELLI AUTRONICA S.p.A. Vla Griziotti 4 I-20145 Milano (IT) (7) Inventor: Nepote, Andrea Via Baldissero, 2 I-10131 Torino (IT) Inventor: Alotto, Glorgio Via Cesare Meano, 16 I-10055 Condove (Torino) (IT)

(4) Representative : Quinterno, Giuseppe et al c/o Jacobacci-Casetta & Perani S.p.A. Via Alfieri, 17 i-10121 Torino (IT)

- (54) A self-pulsing circuit for operating a gas-discharge lamp, particularly for use in a motor vehicle.
- The circuit includes an inverter (1) with two branch circuits (a, b) which can be connected to a direct-current voltage supply (V<sub>b</sub>) and which include respective electronic switches (3a, 3b) in series with respective primary windings (4a, 4b) coupled inductively to the same secondary winding (5) which is connected to the lamp (L). A frequency-dependent impedance (7) is connected in series with the lamp. A control circuit (11) connected to a current-sensing resistor (9) which is in series with the lamp (L) makes the switches (3a, 3b) conductive alternately so that an alternating voltage, the frequency of which depends on an external control signal, is developed in the secondary winding (5).



15

20

25

30

35

45

50

55

The present invention relates to a self-pulsing circuit for operating a gas-discharge lamp, particularly for use for the headlamps of a motor vehicle.

More specifically, the invention relates to a selfpulsing circuit including:

- an inverter including two branch circuits which can be connected to a direct-current voltage supply and which include respective electronic switch means in series with respective primary windings, the primary windings of the branch circuits being coupled inductively to the same secondary winding which is connected to the lamp.
- an impedance which is variable in dependence on frequency and is connected in series with the lamp, and
- control circuitry for making the electronic switch means conductive alternately so that an alternating voltage is developed at the terminals of the secondary winding, the control circuitry having a control input for receiving a control signal for varying the frequency of the alternating voltage so as correspondingly to vary the impedance and consequently to vary the current flowing through the lamp.

In a known self-pulsing circuit of the type indicated above, the inverter is of the type which has an oscillator with a transformer, the core of which can be saturated. The transformer includes a winding which is connected in series with the lamp and is coupled inductively to two further windings connected to the terminals which control the conduction of the electronic switches in the two branch circuits of the inverter. Each electronic switch includes a plurality of bipolar transistors.

The known self-pulsing circuit mentioned above has some disadvantages. In the first place, a transformer with a core which can be saturated is an expensive, delicate and problematical component. In fact, it is difficult to mass-produce these components with uniform and constant electrical and magnetic characteristics.

A further disadvantage of the known self-pulsing circuit lies in the use of bipolar transistors. In fact, each of the two branch circuits of the inverter requires a plurality of these transistors since the transistors have intrinsic limitations as regards the maximum current which can be conducted. Moreover, the transistors also create problems from the point of view of power dissipation, particularly during switching.

The object of the present invention is to provide a self-pulsing circuit of the type indicated above which prevents the problems of the devices produced up to now.

According to the invention, this object is achieved by a self-pulsing circuit of the aforesaid type, the main characteristic of which lies in the fact that a current-sensing resistor is connected in series with the lamp, and in that the control circuitry is connected

to the resistor and includes:

- signal-processing circuitry connected to the terminals of the resistor for outputting first and second square-wave signals which are respectively in phase with and in opposition to the voltage signal developed at the terminals of the resistor.
- Integrator circuitry for supplying first and second ramp signals which are in phase with the first and second square-wave signals,
- comparator and processing circuitry for comparing the first and second ramp signals with a reference level which is variable in dependence on the control signal, and for generating first and second drive signals which can make the electronic switch means of the first and second branch circuits of the inverter conductive respectively from the start of each ramp of the first and second ramp signals until each ramp reaches the reference level or until the ramp ends if the ramp does not reach the reference level.

Further characteristics and advantages of the invention will become clear from the detailed description which follows with reference to the appended drawings provided purely by way of non-limiting example, in which:

Figure 1 is a circuit diagram of a self-pulsing circuit according to the invention, shown partially in block form,

Figure 2 is a circuit diagram showing the internal structure of a control circuit included in the self-pulsing circuit of Figure 1,

Figure 3 is a circuit diagram which shows the detailed structure of an embodiment of a signalprocessing circuit included in the control circuit shown in Figure 2,

Figure 4 is a circuit diagram showing, partially in block form, an embodiment of a triangular or ramp signal-generating circuit included in the control circuit of Figure 2,

Figure 5 is a circuit diagram showing an embodiment of a comparator circuit included in the control circuit of Figure 2,

> Figure 6 is a circuit diagram showing an embodiment of a logic circuit included in the control circuit of Figure 2, and

> Figure 7 shows, by way of example, the waveforms of twelve signals developed in the circuit according to the invention in operation.

In Figure 1, a gas-discharge lamp usable in a motor-vehicle front headlamp is indicated L. The lamp is associated with a self-pulsing operating circuit which includes an inverter, generally indicated 1. The inverter has two branch circuits a and b between a terminal 2 and earth. The branch circuits include respective MOSFET transistors 3a, 3b with associated recirculating Zener diodes Za and Zb. Two primary windings 4a and 4b are connected in series with the drain-source paths of the transistors 3a, 3b in the two

10

20

25

30

35

40

45

50

branch circuits. These windings are coupled inductively to the same secondary winding 5 with which they form a transformer, indicated 6. The secondary winding 5 is connected between earth and an L-C resonant impedance 7 connected in series with the lamp L. A capacitor 8 is connected in parallel with the lamp

A resistor 9, which acts as a current sensor, is connected between the lamp L and earth.

With reference again to the inverter 1, the terminal 2 to which the primary windings 4a and 4b are connected can be connected to a direct-current voltage supply  $V_b$  (for example, the battery of the motor vehicle) by means of a control switch 10.

The gate terminals of the transistors 3a, 3b are connected to corresponding outputs of an electronic control circuit, generally indicted 11 in Figure 1. This circuit has an input 11a for receiving an external control signal indicative of the current which is to be made to flow through the lamp L. For example, the current may be of a greater intensity during the stages immediately after the lamp has been switched on, to enable it to warm up quickly.

As will become clearer from the following, when the switch 10 is closed, the inverter 1 is connected to the direct-current voltage supply  $V_b$ . The control circuit 11 then makes the transistors 3a and 3b conductive alternately and an alternating voltage is consequently developed at the terminals of the secondary winding 5 of the transformer 6. This voltage causes an alternating current to flow through the impedance 7, the lamp L and the resistor 9. The control circuit 11 determines the frequency of the alternating current in dependence on the signal applied to its control input 11a.

Variations in the frequency of the alternating voltage produced in the secondary winding 5 cause variations in the impedance of the resonant circuit 7. Thus, the alternating current flowing through the lamp and through the resistor 9 is varied correspondingly.

In Figures 2 and 7, the current flowing in the resistor 9 has been indicated  $I_L$ . This current is substantially equal to the current flowing through the lamp L. The control circuit 11 includes a circuit, indicated 12, for processing the signal  $I_L$ . As will become clearer from the following, the circuit 12 is arranged to output two square-wave signals B and C which have the same frequency as the signal  $I_L$  but are in phase therewith and in opposition thereto, respectively.

The signals B and C are applied to the inputs of an integrator or generator circuit, generally indicated 13 in Figure 2, for generating triangular signals. This circuit outputs two ramp signals, indicated D and E in Figures 2 and 7. In practice, the ramps of the triangular signals D and E correspond respectively to the positive pulses of the signals B and C.

The outputs of the circuit 13 are connected to cor-

responding inputs of a comparator circuit 14 which compares the signals D and E with a reference level  $s_a$  which varies in dependence on the external control signal applied to the input 11a of the control circuit 11.

The comparator circuit 14 outputs two signals F and G (Figure 7) which are applied to the inputs of a logic circuit 15 which processes them in order to output two signals J and K which are applied to the gates of the transistors 3a and 3b in order to control their conduction.

Figure 3 shows an embodiment of the circuit 12 for processing the signal developed at the terminals of the resistor 9. In this embodiment, the circuit 12 includes an R-C input filter 16 connected to an amplifier circuit 17, formed with the use of an operational amplifier 18, for amplifying the signal received and shifting its level (by introducing an offset) so as to make it unidirectional, for example, completely positive.

The amplifier circuit 17 is connected to a squaring circuit 19 formed, in known manner, with the use of a comparator 20. In operation, a square-wave signal, indicated A in Figures 3 and 7, which has the same frequency as the signal  $I_L$  and is in phase therewith, is therefore available at the output of the circuit 19.

The output of the squaring circuit is connected to the input of a logic circuit 21 which simply includes two EXOR gates 22 and 23. One input of the EXOR gate 22 is connected to the output of the squaring circuit 19 and its other input is connected to earth.

One input of the EXOR gate 23 is connected to the output of the squaring circuit 19 and its other input is connected to a supply of a direct-current voltage  $V_{\infty}$  the value of which corresponds to a "high" logic level.

The EXOR gates 22 and 23 therefore output the signals indicated B and C in Figures 3 and 7. The signal B has the same frequency as the signal A, and is in phase therewith, but the signal C is in opposition to the signal B.

The embodiment of the circuit 13 for generating triangular or ramp signals illustrated in Figure 4 includes two current generators 24 and 25. The current generators can be connected to two capacitors C1 and C2 by means of four switches 26 to 29.

For the reasons which will become clear from the following, the current generator 24 is defined as the charging generator and, in particular, can be connected to the capacitor C1 by means of the switch 26 and to the capacitor C2 by means of the switch 28.

The current generator 25, which is defined below as the discharging current generator, can be connected to the capacitor C1 by means of the switch 27 and to the capacitor C2 by means of the switch 29.

The switches 26 and 29 are controlled by the signal B and the switches 27 and 28 are controlled by the signal C.

When the signal B is at the "high" level, the current generator 24 is thus connected to the capacitor C1. The current supplied by this generator charges

10

15

20

25

30

35

40

45

50

the capacitor C1 and the voltage at its terminals increases linearly with the slope shown by the waveform of the signal D in Figure 7. At the same time, the current generator 25 is connected to the capacitor C2 and discharges that capacitor. Conveniently, the generator 25 is arranged to generate a current much greater than the charging current so that the discharge takes place almost instantaneously and in any case much faster than the charging.

When the signal B is at a "low" level, the switches 26 and 29 are open and the switches 27 and 28 are closed. At this stage, the capacitor C2 is therefore charged and the capacitor C1 is rapidly discharged.

Finally, the circuit 13 outputs two voltage signals D and E with the alternating ramp waveforms shown in Figure 7. As can be seen in this drawing, the start of each ramp of the signal D or E coincides with a zero-crossing of the current I<sub>L</sub>. Moreover, each ramp of the signals D and E also ends in correspondence with the subsequent zero-crossing of the signal I<sub>L</sub>.

The signals D and E are applied to the inputs of the comparator circuit 14. As can be seen in Figure 5, this includes two inverting threshold comparators generally indicated 30 and 31. The comparator stage 30 includes a comparator 32, a resistor 33 between the non-inverting input and the output of the comparator, and a resistor 34 between a direct-current voltage supply  $V_{\infty}$  and the output of the comparator.

The threshold comparator stage 31 includes a comparator 35, a resistor 36 between the non-inverting input and the output of the comparator, and a resistor 37 between the supply  $V_{\infty}$  and the output of the comparator.

The control input terminal 11a of the control circuit 11 (Figure 1) is connected to the non-inverting inputs of the comparators 32 and 35 of the comparator circuit 14 (Figure 5). The threshold level associated with the threshold comparators 30 and 31 can be altered by the application of an external voltage signal to the control input 11a. In Figure 7, the threshold level has been indicated s<sub>a</sub>. In operation, signals with the waveforms indicated F and G in Figures 5 and 7 are therefore present at the outputs of the threshold comparators 30 and 31; these signals remain at the "high" level as long as the signals D and E remain below the threshold levels associated respectively therewith.

The signals F and G are applied to the logic circuit 15, an embodiment of which is shown in Figure 6.

In this embodiment, the circuit 15 includes two NAND logic gates indicated 38 and 39. One input of the NAND gate 38 receives the signal F and its other input receives the signal B from the EXOR circuit 22.

One input of the NAND gate 39 receives the signal G and its other input receives the signal C from the EXOR gate 23.

Respective signals H and I, the waveforms of which are shown by way of example in Figure 7, are thus present at the outputs of the NAND gates 38 and

30

The outputs of the NAND gates 38 and 39 are connected to the set (S) and reset (R) inputs of a bistable circuit 40. Conveniently, this is a D-type flip-flop circuit in the set/reset configuration and its data input (D) and its clock input (CK) are connected to the supply  $V_{\infty}$  through a resistor 41. The bistable circuit 40 outputs two signals, the shapes of which correspond substantially to those of the signals H and I. This circuit ensures, however, that the signals are switched in the correct sequence.

The outputs Q and  $\overline{Q}$  of the bistable circuit 40 are connected to the gates of the transistors 3a and 3b through respective logic inverters 42 and 43.

The inverters thus output drive signals J and K having the waveforms shown in Figure 7.

The signals J and K make the transistors 3a and 3b conductive alternately, as already stated above with reference to Figure 1.

If, in operation, the current flowing through the lamp L has to be increased, the external control signal applied to the input 11a of the control circuit 11 raises the threshold level sa associated with the threshold comparators 30 and 31. The limit to which this threshold level can be brought is above the greatest amplitude which the ramp signals D and E can reach, as shown in the right-hand portions of the graphs of Figure 7. In this case, the ramp signals do not reach the threshold level and the signals F and G remain at the "high" level. The signals H and I, and consequently also the signals J and K, are thus precisely in opposition.

It can thus be seen that, in this situation, each transistor 3a, 3b of the inverter is made conductive as the current  $I_L$  crosses zero and is kept conductive until the next time that current crosses zero.

Naturally, the principle of the invention remaining the same, the forms of embodiment and details of construction may be varied widely with respect to those described and illustrated purely by way of non-limiting example, without thereby departing from the scope of the present invention.

In particular, the circuit according to the invention may be formed at least partially with the use of integrated digital or microprocessor components. Digital counters and comparators may be used instead of analog integrator and comparator circuits.

## Claims

- A self-pulsing circuit for operating a gas-discharge lamp (L), particularly for use in a motor vehicle, including:
  - an inverter (1) including two branch circuits (a, b) which can be connected to a direct-current voltage supply (V<sub>b</sub>) and which include respective electronic switch means (3a, 3b) in

10

15

20

25

30

35

40

45

50

series with respective primary windings (4a, 4b), the primary windings (4a, 4b) of the branch circuits (a, b) being coupled inductively to the same secondary winding (5) which is connected to the lamp (L),

- an impedance (7) which is variable in dependence on frequency and is connected in series with the lamp, and
- control circuitry (11) for making the electronic switch means (3a, 3b) conductive alternately so that an alternating voltage is developed at the terminals of the secondary winding (5), the control circuitry (11) having a control input (11a) for receiving a control signal for varying the frequency of the alternating voltage so as correspondingly to vary the impedance (7) and consequently to vary the current ( $I_L$ ) flowing through the lamp (L),


characterised in that a current-sensing resistor (9) is connected in series with the lamp (L), and in that the control circuitry (11) is connected to the resistor (9) and includes:


- signal-processing circuitry (12) connected to the terminals of the resistor (9) for outputting first and second square-wave signals (B, C) which are respectively in phase with and in opposition to the signal developed at the terminals of the resistor (9), respectively,
- integrator circuitry (13) for supplying first and second ramp signals (D, E) in phase with the first and second square-wave signals (B, C),
- comparator and processing circuitry (14, 15) for comparing the first and second ramp signals (D, E) with a reference level (s<sub>o</sub>) which is variable in dependence on the control signal, and for generating first and second drive signals (J, K) which can make the electronic switch means (3a, 3b) of the first and second branch circuits (a, b) conductive respectively from the start of each ramp of the first and second ramp signals (D, E) until each ramp reaches the reference level (s<sub>o</sub>) or until the ramp ends if the ramp does not reach the reference level (s<sub>o</sub>).
- A self-pulsing circuit according to Claim 1, characterised in that the signal-processing circuitry (12) includes:
  - an offset circuit (17) for shifting the level of the voltage signal developed at the terminals of the resistor (9) and making it unidirectional, - a squaring circuit (19) connected to the output of the offset circuit (17) for supplying a square-wave signal (A) of the same frequency
  - put of the offset circuit (17) for supplying a square-wave signal (A) of the same frequency and in phase with the signal supplied by the offset circuit (17),
  - a first EXOR logic circuit (22) with a first in-


put which is kept at a "low" level in operation and a second input which is connected to the output of the squaring circuit (19), and


- a second EXOR logic circuit (23) with a first input which is kept at a "high" level in operation and a second input which is connected to the output of the squaring circuit (19).
- A self-pulsing circuit according to Claim 1 or Claim 2, characterised in that the integrator circuitry (13) includes:
  - capacitive means (C1, C2),
  - means (24) for generating a charging current and means (25) for generating a discharging current, the means (24, 25) being connectible selectively to the capacitive means (C1, C2) and the discharging current being higher than the charging current, and switching means (26 29) which are interposed between the capacitive means (C1, C2) and the charging and discharging current-generating means (24, 25) and are driven by the first and second square-wave signals (B, C).
- 4. A self-pulsing circuit according to Claim 3, characterised in that the capacitive means include first and second capacitors (C1, C2) which are connected alternately to the means (24) for generating the charging current and to the means (25) for generating the discharging current.
- 5. A self-pulsing circuit according to Claims 2 to 4, characterised in that the comparator and processing means (14, 15) include:
  - first and second threshold comparators (30, 31) for comparing the voltages at the terminals of the first and second capacitors (C1, C2) with a reference voltage  $(s_a)$  which is variable in dependence on the control signal,
  - a first NAND circuit (38) with first and second inputs connected to the output of the first EXOR circuit (22) and to the output of the first threshold comparator (30), respectively, and a second NAND circuit (39) with first and second inputs connected to the output of the second EXOR circuit (23) and to the output of the second threshold comparator (31), respectively.
- 6. A self-pulsing circuit according to Claim 5, characterised in that the outputs of the NAND circuits (38, 39) are connected respectively to the set input (S) and to the reset input (R) of a bistable circuit (40), the outputs (Q, Q) of which are connected to the terminals which control the conduction of the electronic switch means (3a, 3b).


 A self-pulsing circuit according to any one of the preceding claims, characterised in that the electronic switch means include two MOSFET transistors (3a, 3b).



















## EUROPEAN SEARCH REPORT

Application Number

DOCUMENTS CONSIDERED TO BE RELEVANT				EP 92830358.5	
ategory	Citation of document with indi of relevant pass:	cation, where appropriate,	Relevant te claim	CLASSIFICATION OF THE APPLICATION (Int. Ci. 5)	
A	EP - A - 0 294 (PATENT-TREUHAN SCHAFT) * Abstract;	D-GESELL-	1	H 05 B 41/29 H 05 B 37/02	
A		974 974 lines 17-47; lines 3-28; fig.	1,2,7		
				TECHNICAL FIELDS SEARCHED (Int. CL5)  H 05 B 37/00	
				Н 05 В 39/00 Н 05 В 41/00	
The present search report bus been drawn up for all claims					
Place of search		Date of completion of the sem			
VIENNA 20-11-  CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: nechnological background O: non-written disclosure P: intermediate document		E : earlier pa after the other D : document L : document	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons		
		& : member d	& : member of the same patent family, corresponding document		